Design an efficient PLC ladder logic program that samples analog input (I:1.0) at the rate of 2Hz and outputs the average value to analog output O:1.0 once every two seconds.

PLC Ladder Logic

Similar Articles:

• PLC Program using Counters
• PLC Program to implement 1 to 8 Demultiplexer
• PLC Program to Energize & De-energize the Outputs based on Events
• PLC Program for Conveyor System
• PLC Multiple Outputs Configuration
• PLC Program to Implement 3 to 8 Line Decoder
• PLC Program to implement T Flip Flop Logic
• PLC Program for Blinking Lamp on 5 Seconds Interval
• PLC Program using Timers
• PLC Program to implement D Flip Flop in PLC