Counter Implementation Objective Questions
Digital Electronics Objective Questions
0%
A 4 bit modulo16 ripple counter uses JK flipflops. If the propagation delay of each flipflop is 50 nsec, the maximum clock frequency that can be used is equal to
Correct!
Wrong!

A ripple counter’s speed is limited by the propagation delay of:
Correct!
Wrong!

A 5bit asynchronous binary counter is made up of five flipflops, each with a 12 ns propagation delay. The total propagation delay (tp(tot)) is ______
Correct!
Wrong!

A reliable method for eliminating decoder spikes is the technique called _____
Correct!
Wrong!

A 4bit ripple counter consists of flipflops, which each have a propagation delay from clock to Q output of 15 ns. For the counter to recycle from 1111 to 0000, it takes a total of __
Correct!
Wrong!

As the number of flip flops are increased, the total propagation delay of
Correct!
Wrong!

What is the maximum delay that can occur if four flipflops are connected as a ripple counter and each flipflop has propagation delays of tPHL = 22 ns and tPLH = 15 ns?
Correct!
Wrong!

A glitch that appears on the decoded output of a ripple counter is often difficult to see on an oscilloscope because
Correct!
Wrong!

Assume a 4bit ripple counter has a failure in the second flipflop such that it “locks up”. The third and fourth stages will
Correct!
Wrong!

A ripple counter’s speed is limited by the propagation delay of:
Correct!
Wrong!

The main drawback of a ripple counter is that
Correct!
Wrong!
