Search Results for: Sab

four bit up counter timing diagram

Asynchronous Counters

In the previous section, we saw a circuit using one J-K flip-flop that counted backward in a two-bit binary sequence, from 11

D latch ladder logic

D Latch

Since the enable input on a gated S-R latch provides a way to latch the Q and not-Q outputs without regard to

Gated S-R Latch

Gated S-R Latch

It is sometimes useful in logic circuits to have a multivibrator which changes state only when certain conditions are met, regardless of

Gated S-R Latch

S-R Latch

A bistable multivibrator has two stable states, as indicated by the prefix bi in its name. Typically, one state is referred to as set and the

Karnaugh Mapping

Introduction to Karnaugh Mapping

Why learn about Karnaugh maps? The Karnaugh map, like Boolean algebra, is a simplification tool applicable to digital logic. See the “Toxic

CMOS Gate Circuitry

CMOS Gate Circuitry

Up until this point, our analysis of transistor logic circuits has been limited to the TTL design paradigm, whereby bipolar transistors are

Semiconductors Book

Vol III. Credits

All entries arranged in alphabetical order of surname. Major contributions are listed by individual name with some detail on the

Unijunction Transistor (UJT)

Unijunction Transistor (UJT)

Unijunction transistor: Although a unijunction transistor is not a thyristor, this device can trigger larger thyristors with a pulse at base